View CY25100KSXI-XXX_6694939.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy25100 field and factory-progra mmable spread spectrum clock generator for emi reduction cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document #: 38-07499 rev. *e revised june 13, 2008 features wide operating output (ssclk) frequency range ? 3?200 mhz programmable spread spectrum with nominal 31.5-khz modulation frequency ? center spread: 0.25% to 2.5% ? down spread: ?0.5% to ?5.0% input frequency range ? external crystal: 8?30 mhz fundamental crystals ? external reference: 8?166 mhz clock integrated phase-locked loop (pll) field-programmable ? cy25100scf and cy25100sif, 8-pin soic ? cy25100zcf and cy25100zif, 8-pin tssop programmable crystal load capacitor tuning array low cycle-to-cycle jitter 3.3v operation commercial and industrial operation spread spectrum on/off function power down or output enable function benefits services most pc peripherals, networking, and consumer applications. provides wide range of spread percentages for maximum electromagnetic interference (emi) reduction, to meet regulatory agency electromagnetic compliance (emc) require- ments. reduces development and manufacturing costs and time-to-market. eliminates the need for expensive and difficult to use higher-order crystals. internal pll to generate up to 200 mhz output. able to generate custom frequencies from an external crystal or a driven source. in-house programming of sample s and prototype quantities is available using the cy3672 programming kit and cy3690 (tssop) or cy3691 (soic) socket adapter. production quantities are available through cypress?s value-added distribution partner s or by using third-party programmers from bp microsystems, hilo systems, and others. enables fine-tuning of output clock frequency by adjusting c load of the crystal. eliminates the need for external c load capacitors. suitable for most pc, consumer, and networking applications application compatibility in standard and low-power systems provides ability to enable or disable spread spectrum with an external pin. enables low-power state or output clocks to high-z state. logic block diagram pll with modulation control programmable configuration output dividers and mux 3 2 4 8 1 5 7 6 vdd vss refclk ssclk xout xin pd# or oe sson# rfb c xout c xin [+] feedback
cy25100 document #: 38-07499 rev. *e page 2 of 13 pinouts figure 1. cy25100 8-pin soic/tssop general description the cy25100 is a spread spec trum clock generator (sscg) ic used for the purpose of reducing emi found in today?s high-speed digital electronic systems. the device uses a cypress proprietary pll and spread spectrum clock (ssc) technology to synthesize and modulate the frequency of the input clo ck. by frequency modulating the clock, the measured emi at the fundamental and harmonic frequencies are greatly reduced. this reduction in radiated energy can significantly reduce the cost of complying with regulatory agency (emc) requirements and improve time-to-market without degr ading system performance. the cy25100 uses a factory/fi eld-programmable configuration memory array to synthesize output frequency, spread%, crystal load capacitor, reference clock output on/off, spread spectrum on/off function and pd#/oe options. the spread% is programmed to ei ther center spread or down spread with various spread percentages. the range for center spread is from 0.25% to 2.50%. the range for down spread is from ?0.5% to ?5.0%. contact the factory for smaller or larger spread % amounts if required. the input to the cy25100 can be either a crystal or a clock signal. the input frequency range for crystals is 8?30 mhz, and for clock signals is 8?166 mhz. the cy25100 has two clock outputs, refclk and ssclk. the non-spread spectrum refclk output has the same frequency as the input of the cy25100. the frequency modulated ssclk output can be programmed from 3?200 mhz. the cy25100 products are available in an 8-pin soic and tssop packages with commercial and industrial operating temperature ranges. pin description pin name description 1 vdd 3.3v power supply. 2 xout crystal output. leave this pin floating if external clock is used. 3 xin/clkin crystal input or reference clock input. 4 pd#/oe power down pin: active low. if pd# = 0, the pll and xtal are powered down, and outputs are weakly pulled low. output enable pin: active high. if oe = 1, ssclk and refclk are enabled. user has the option of choosing either pd# or oe function. 5 vss power supply ground. 6 refclk buffered reference output. 7 ssclk spread spectrum clock output. 8 sson# spread spectrum control. 0 = spread on. 1 = spread off. 4 8 vdd 6 7 vss refclk sson# 1 2 3 xout xin/clkin pd#/oe ssclk 5 table 1. pin function input frequency total xtal load capacitance output frequency spread percent (0.5% ? 5%, 0.25% intervals) reference output power down or output enable frequency modulation pin name xin and xout xin and xout ssclk ssclk refout pd#/oe ssclk pin# 3 and 2 3 and 2 7 7 6 4 7 unit mhz pf mhz % on or off select pd# or oe khz program value enter data enter data enter data enter data enter data enter data 31.5 [+] feedback
cy25100 document #: 38-07499 rev. *e page 3 of 13 programming description field-programmable cy25100 the cy25100 is programmed at the package level, that is, in a programmer socket. the cy25100 is flash-technology based, so the parts can be reprogrammed up to 100 times. this allows for fast and easy design changes and product updates, and elimi- nates any issues with old and out-of-date inventory. samples and small prototype q uantities can be programmed on the cy3672 programmer with cy3690 (tssop) or cy3691 (soic) socket adapter. cyberclocks ? online software cyberclocks ? online software is a web-based software appli- cation that allows the user to custom-configure the cy25100. all the parameters in ta b l e 1 given as ?enter data? can be programmed into the cy25100. cyberclocks online outputs an industry-standard jedec file used for programming the cy25100. cyberclocksonline is available at www.cyberclock- sonline.com website through user registration. to register, fillout the registration form and make sure to check the ?non-standard devices? box. for more information on the registration process refer to cy3672 data sheet for information regarding spread spectrum software programming solutions, please co ntact your local cypress sales or field application engineer (fae), representative for details. cy3672 ftg programming kit and cy3690/cy3691 socket adapter the cypress cy3672 ftg programmer and cy3690/cy3691 socket adapter are needed to program the cy25100. the cy3690 enables user to program cy25100zcf and cy25100zif (tssop) and cy3691 gives the user the ability to program cy25100scf and cy25100sif (soic). each socket adapter comes with small protot ype quantities of cy25100. the cy3690/cy3691 is a separate orderable item, so the existing users of the cy3672 ftg development kit or cy3672-prg programmer need to order only the socket adapters to program the cy25100. factory-programmable cy25100 factory programming is available for volume manufacturing by cypress. all requests must be submitted to the local cypress field application engineer (fae) or sales representative. a sample request form (refer to ?cy25100 sample request form? at www.cypress.com ) must be completed. after the request has been processed, you will receive a new part number, samples, and data sheet with the progra mmed values. this part number will be used for additional sample requests and production orders. additional information on the cy25100 can be obtained from the cypress web site at www.cypress.com. product functions input frequency (xin, pin 3 and xout , pin 2) the input to the cy25100 can be a crystal or a clock. the input frequency range for crystals is 8 to 30 mhz, and for clock signals is 8 to 166 mhz. c xin and c xout (pin 3 and pin 2) the load capacitors at pin 1 ( c xin ) and pin 8 ( c xout ) can be programmed from 12 pf to 60 pf with 0.5-pf increments. the programmed value of these on-chip crystal load capacitors are the same (xin = xout = 12 to 60 pf). the required values of c xin and c xout can be calculated using the following formula: c xin = c xout = 2c l ? c p where c l is the crystal load capacito r as specified by the crystal manufacturer and c p is the parasitic pcb capacitance. for example, if a fundamental 16 mhz crystal with c l of 16 pf is used and c p is 2 pf, c xin and c xout can be calculated as: c xin = c xout = (2 x 16) ? 2 = 30 pf. if using a driven reference, set c xin and c xout to the minimum value 12 pf. output frequency, ssclk output (ssclk, pin 7) the modulated frequency at t he ssclk output is produced by synthesizing the input referenc e clock. the modulation can be stopped by sson# digital control input (sson# = high, no modulation). if modulation is stopped, the clock frequency is the nominal value of the synthesiz ed frequency without modulation (spread % = 0). the range of synthesized clock is from 3?200 mhz. spread percentage (ssclk, pin 7) the ssclk spread can be programmed at any percentage value from 0.25% to 2.5% for center spread and from ?0.5% to ?5.0% down spread. reference output (refout, pin 6) the reference clock output has the same frequency and the same phase as the input clock. this output can be programmed to be enabled (clock on) or disabled (high-z, clock off). if this output is not needed, it is re commended that users request the disabled (high-z, clock off) option. frequency modulation the frequency modulation is programmed at 31.5 khz for all ssclk frequencies from 3 to 200 mhz. contact the factory if a higher-modulation frequency is required. power down or output enable (pd# or oe, pin 4): the part can be programmed to include either pd# or oe function. pd# function powers down the oscillator and pll. the oe function disables the outputs. [+] feedback
cy25100 document #: 38-07499 rev. *e page 4 of 13 absolute maximum rating supply voltage (v dd )........................................ ?0.5 to +7.0v dc input voltage ......................................?0.5v to v dd + 0.5 storage temperature (non-condensing) .... ?55 c to +125 c junction temperature ................................ ?40 c to +125 c data retention at tj = 125 c ................................> 10 years package power dissipation...................................... 350 mw static discharge voltage.......................................... > 2000v (per mil-std-883, method 3015) recommended crystal specifications parameter description comments min typ. max unit f nom nominal crystal frequency parallel resonance, fundamental mode, at cut 8 ? 30 mhz c lnom nominal load capacitance internal load caps 6 ? 30 pf r 1 equivalent series resistance (esr) fundamental mode ? ? 25 r 3 /r 1 ratio of third overtone mode esr to fundamental mode esr ratio used because typical r 1 values are much less than the maximum spec 3??? dl crystal drive level no external series resistor assumed ? 0.5 2 mw operating conditions parameter description min typ. max unit v dd supply voltage 3.13 3.30 3.45 v t a ambient commercial temperature 0 ? 70 c ambient industrial temperature ?40 ? 85 c c load max. load capacitance at pin 6 and pin 7 ? ? 15 pf f ref external reference crystal (fundamental tuned crystals only) 8?30mhz external reference clock 8 ? 166 mhz f ssclk ssclk output frequency, c load = 15 pf 3 ? 200 mhz f refclk refclk output frequency, c load = 15 pf 8 ? 166 mhz f mod spread spectrum modulation frequency 30.0 31.5 33.0 khz t pu power up time for all vdds to reach minimum specified voltage (power ramp must be monotonic) 0.05 ? 500 ms dc electrical characteristics parameter description condition min typ. max unit i oh output high current v oh = v dd ? 0.5, v dd = 3.3v (source) 10 12 ma i ol output low current v ol = 0.5, v dd = 3.3v (sink) 10 12 ma v ih input high voltage cmos levels, 70% of v dd 0.7v dd ?v dd v v il input low voltage cmos levels, 30% of v dd ? ? 0.3v d d v i ih input high current, pd#/oe and sson# pins v in = v dd ??10 a i il input low current, pd#/oe and sson# pins v in = v ss ??10 a i oz output leakage current three-s tate output, pd#/oe = 0 ?10 10 a c xin or c xout [1] programmable capacitance at pin 2 and pin 3 capacitance at minimum setting ? 12 ? pf capacitance at maximum setting ? 60 ? pf c in [1] input capacitance at pin 4 and pin 8 input pins excluding xin and xout ? 5 7 pf note 1. guaranteed by characterization, not 100% tested. [+] feedback
cy25100 document #: 38-07499 rev. *e page 5 of 13 i vdd supply current v dd = 3.45v, fin = 30 mhz, refclk = 30 mhz, ssclk = 66 mhz, c load = 15 pf, pd#/oe = sson# = v dd ?2535ma i dds standby current v dd = 3.45v, device powered down with pd# = 0v (driven reference pulled down) ?1530 a dc electrical characteristics (continued) parameter description condition min typ. max unit ac electrical characteristics [1] parameter description condition min typ. max unit dc output duty cycle ssclk, measured at v dd /2 45 50 55 % output duty cycle refclk, measured at v dd /2 duty cycle of clkin = 50% at input bias 40 50 60 % sr1 rising edge slew rate ssclk from 3 to 100 mhz; refclk from 3 to 100 mhz. 20%?80% of v dd 0.7 1.1 3.6 v/ns sr2 falling edge slew rate ssclk from 3 to 100 mhz; refclk from 3 to 100 mhz. 80%?20% of v dd 0.7 1.1 3.6 v/ns sr3 rising edge slew rate ssclk from 100 to 200 mhz; refclk from 100 to 166 mhz 20%?80% of v dd 1.2 1.6 4.0 v/ns sr4 falling edge slew rate ssclk from 100 to 200 mhz; refclk from 100 to 166 mhz 80%?20% of v dd 1.2 1.6 4.0 v/ns t ccj1 [2] cycle-to-cycle jitter ssclk (pin 7) clkin = ssclk = 166 mhz, 2% spread, refclk off ?90120ps clkin = ssclk = 66 mhz, 2% spread, refclk off ? 100 130 ps clkin = ssclk = 33 mhz, 2% spread, refclk off ? 130 170 ps t ccj2 [2] cycle-to-cycle jitter ssclk (pin 7) clkin = ssclk = 166 mhz, 2% spread, refclk on ? 100 130 ps clkin = ssclk = 66 mhz, 2% spread, refclk on ? 105 140 ps clkin = ssclk = 33 mhz, 2% spread, refclk on ? 200 260 ps t ccj3 [2] cycle-to-cycle jitter refclk (pin 6) clkin = ssclk = 166 mhz, 2% spread, refclk on ?80100ps clkin = ssclk = 66 mhz, 2% spread, refclk on ? 100 130 ps clkin = ssclk = 33 mhz, 2% spread, refclk on ? 135 180 ps t stp power down time (pin 4 = pd#) time from falling edge on pd# to stopped outputs (asynchronous) ? 150 350 ns t oe1 output disable time (pin 4 = oe) time from falling edge on oe to stopped outputs (asynchronous) ? 150 350 ns t oe2 output enable time (pin 4 = oe) time from rising edge on oe to outputs at a valid frequency (asynchronous) ? 150 350 ns notes 2. jitter is configuration dependent. actual jitter is dependent on xin jitter and edge rate, number of active outputs, output f requencies, spread percentage, temperature, and output load. for more information, refer to the application no te, ?jitter in pll based systems: causes, effects, and soluti ons? available at http://www.cypress.com/clock/appnotes.html , or contact your local cypress field application engineer. [+] feedback
cy25100 document #: 38-07499 rev. *e page 6 of 13 t pu1 power up time, crystal is used time from rising edge on pd# to outputs at valid frequency (asynchronous) ?3.55ms t pu2 power up time, reference clock is used time from rising edge on pd# to outputs at valid frequency (asynchronous), reference clock at correct frequency ?23ms ac electrical characteristics [1] (continued) parameter description condition min typ. max unit application circuit [3, 4, 5] switching waveforms 0.1uf vdd 1 3 2 4 5 6 7 8 vdd xout xin/clkin pd#/oe vss refclk ssclk sson# power cy25100 t 1a t 1b output figure 2. duty cycle timing (dc = t 1a /t 1b ) output tr v dd 0v tf output rise time (tr) = (0.6 x v dd )/sr1 (or sr3) output fall time (tf) = (0.6 x v dd )/sr2 (or sr4) refer to ac electrical characteristics table for sr (slew rate) values. figure 3. output rise/fall time (ssclk and refclk) notes 3. since the load capacitors (c xin and c xout ) are provided by the cy25100, no exte rnal capacitors are needed on the xin and xout pins to match the crystal load capacitor (c l ). only a single 0.1- f bypass capacitor is required on the v dd pin. 4. if an external clock is used, apply the clock to xi n (pin 3) and leave xout (pin 2) floating (unconnected). 5. if sson# (pin 8) is low (v ss ), the frequency modulation is on at ssclk pin (pin 7). [+] feedback
cy25100 document #: 38-07499 rev. *e page 7 of 13 switching waveforms clkout v dd t pu t stp v il v ih power down 0v (asynchronous ) high impedance figure 4. power down timing and power up timing clkout v dd t oe1 v il v ih output enable 0v (asynchronous ) high impedance t oe2 figure 5. output enable/disable timing [+] feedback
cy25100 document #: 38-07499 rev. *e page 8 of 13 informational graphs [6] spread spectrum profile: fnom=166mhz, fmod=30khz, spread%= -4% 172.5 171.5 170.5 169.5 168.5 167.5 166.5 165.5 164.5 163.5 162.5 161.5 160.5 159.5 fnominal 0 20 40 60 80 100 120 140 160 180 200 time (us) spread spectrum profile: fnom=166mhz, fmod=30khz, spread%= +/-1% 0 20 40 60 80 100 120 140 160 180 200 time (us) fnominal 169.5 169 168.5 168 167.5 167 166.5 166 165.5 165 164.5 164 163.5 163 162.5 spread spectrum profile: fnom=66mhz, fmod=30khz, spread%= -4% 0 20 40 60 80 100 120 140 160 180 200 time (us) fnominal 68.5 68 67.5 67 66.5 66 65.5 65 64.5 6 4 63.5 spread spectrum profile: fnom=66mhz, fmod=30khz, spread%= +/-1% 0 20 40 60 80 100 120 140 160 180 200 time (us) fnominal 67.5 67 66.5 66 65.5 65 64.5 duty cycle vs. refclk ( cload=15pf) 40 42 44 46 48 50 52 54 56 58 60 0 50 100 150 200 refcl k ( m hz ) duty cycle (%) idd vs. ssclk te m perature=25c, vdd=3.3v, cload=15pf, ss off, re fclk = 30m hz 0 5 10 15 20 25 30 0 50 100 150 200 ssclk (m hz) idd (m a) note 6. the ?informational graphs? are meant to convey the typical performance levels. no performance specifications is implied or gu aranteed. refer to the tables on pages 4 and 5 for device specifications. [+] feedback
cy25100 document #: 38-07499 rev. *e page 9 of 13 informational graphs (continued) [6] measured spread% vs. vdd over tem perature (target spread = 0.5%, fout=100mhz, c load =15pf) 0.40% 0.45% 0.50% 0.55% 0.60% 2.7 3 3.3 3.6 3.9 vdd (v) spread% -40c 25c 85c measured spread% vs. vdd over temperature (target spread = 5.0%, fout=100mhz, c load =15pf) 4.00% 4.50% 5.00% 5.50% 6.00% 2.7 3 3.3 3.6 3.9 vdd (v) spread% -40c 25c 85c ssclk attenuation vs. vdd over tem perature (measured at 7th harmonic w ith fnom=100mhz and spread=0.5%, c load =15pf) -10 -8 -6 -4 -2 0 2.7 3 3.3 3.6 3.9 vdd (v) attenuation (db) -40c 25c 85c ssclk attenuation vs. vdd over temperature (measured at 7th harmonic w ith fnom=100mhz and spread=5.0%, c load =15pf) -20 -18 -16 -14 -12 -10 2.7 3 3.3 3.6 3.9 vdd (v) attenuation (db) -40c 25c 85c ssclk emi attenuation vs. spread% (measured at 7th harmonic temp=25c, vdd=3.3v, ssclk=100mhz, measured on cypress characterization board w ith cload=15pf) -16 -14 -12 -10 -8 -6 -4 -2 0 0.0% 0.5% 1.0% 1.5% 2.0% 2.5% 3.0% 3.5% 4.0% 4.5% 5.0% spre ad % attenuation (db) max cycle-cycle jitter on ssclk vs. temperature (ssclk=100mhz, vdd=3.3v, cload=15pf, +/- 2%spread, refclk off) 0 25 50 75 100 125 150 175 200 -40 -20 0 20 40 60 80 100 temperature (deg c) jitter (ps) [+] feedback
cy25100 document #: 38-07499 rev. *e page 10 of 13 ordering information part number [7] package description product flow pb-free cy25100sxcf [8] 8-pin small outline integrated cir cuit (soic) commerc ial, 0 to 70c cy25100sxif [8] 8-pin small outline integrated circuit (soic) industrial, ?40 to 85c cy25100zxcf [8] 8-pin thin shrunk small outline package (tssop) commercial, 0 to 70c cy25100zxif [8] 8-pin thin shrunk small outline package (tssop) industrial, ?40 to 85c cy25100sxc-xxxw [8] 8-pin small outline integrated cir cuit (soic) commerc ial, 0 to 70c cy25100sxc-xxxwt [8] 8-pin small outline integrated circuit (s oic) - tape and reel co mmercial, 0 to 70c cy25100sxi-xxxw [8] 8-pin small outline integrated circuit (soic) industrial, ?40 to 85c cy25100sxi-xxxwt [8] 8-pin small outline integrated circuit (s oic) -tape and reel industrial, ?40 to 85c cy25100zxc-xxxw [8] 8-pin thin shrunk small outline package (tssop) commercial, 0 to 70c cy25100zxc-xxxwt [8] 8-pin thin shrunk small outline package (tssop) - tape and reel commercial, 0 to 70c cy25100zxi-xxxw [8] 8-pin thin shrunk small outline package (tssop) industrial, ?40 to 85c cy25100zxi-xxxwt [8] 8-pin thin shrunk small outline package (t ssop) -tape and reel industrial, ?40 to 85c cy3672-usb ftg programmer n/a cy3690 cy25100zcf socket adapter (tssop) n/a cy3691 cy25100scf socket adapter (soic) n/a cy25100ksxcf 8-pin small outline integrated circuit (soic) comme rcial, 0 to 70c cy25100ksxif 8-pin small out line integrated circuit (s oic) industrial, ?40 to 85c CY25100KSXI-XXX 8-pin small outline integrat ed circuit (soic) industrial, ?40 to 85c cy25100kzxc-xxx 8-pin thin shrunk small outline package (tssop) commercial, 0 to 70c cy25100kzxi-xxx 8-pin thin shrunk small out line package (tssop) industrial, ?40 to 85c CY25100KSXI-XXXt 8-pin small outline in tegrated circuit (soic) - tape and reel industri al, ?40 to 85c cy25100kzxc-xxxt 8-pin thin shrunk small outline package (tssop) -tape and reel commercial, 0 to 70c cy25100kzxi-xxxt 8-pin thin shrunk sm all outline package (t ssop) -tape and reel i ndustrial, ?40 to 85c cy25100kzxif 8-pin thin shrunk small outlin e package (tssop) industrial, ?40 to 85c notes 7. ?xxx? denotes the assigned product dash number. ?w? denote s the different programmed frequency and/or spread % options. 8. not recommended for new designs. [+] feedback
cy25100 document #: 38-07499 rev. *e page 11 of 13 package diagrams seating plane pin1id 0.230[5.842] 0.244[6.197] 0.157[3.987] 0.150[3.810] 0.189[4.800] 0.196[4.978] 0.050[1.270] bsc 0.061[1.549] 0.068[1.727] 0.004[0.102] 0.0098[0.249] 0.0138[0.350] 0.0192[0.487] 0.016[0.406] 0.035[0.889] 0.0075[0.190] 0.0098[0.249] 1. dimensions in inches[mm] min. max. 0~8 0.016[0.406] 0.010[0.254] x 45 2. pin 1 id is optional, round on single leadframe rectangular on matrix leadframe 0.004[0.102] 8 lead (150 mil) soic - s08 1 4 58 3. reference jedec ms-012 part # s08.15 standard pkg. sz08.15 lead free pkg. 4. package weight 0.07gms 51-85066-c figure 6. 8-pin (150-mil) soic s8 [+] feedback
cy25100 document #: 38-07499 rev. *e page 12 of 13 package diagrams (continued) 8 pin1id seating plane 1 bsc. bsc 0-8 plane gauge 2.90[0.114] 1.10[0.043] max. 0.65[0.025] 0.20[0.008] 0.05[0.002] 6.50[0.256] 0.076[0.003] 6.25[0.246] 4.50[0.177] 4.30[0.169] 3.10[0.122] 0.15[0.006] 0.19[0.007] 0.30[0.012] 0.09[[0.003] 0.25[0.010] 0.70[0.027] 0.50[0.020] 0.95[0.037] 0.85[0.033] dimensions in mm[inches] min. max. 51-85093-a figure 7. 8-pin thin shrunk small outline package (4.40 mm body) z8 [+] feedback
document #: 38-07499 rev. *e revised june 13, 2008 page 13 of 13 cyberclocks is a trademark of cypress semicond uctor. all products and company names mentioned in this document may be the trade marks of their respective holders. cy25100 ? cypress semiconductor corporation, 2003-2008. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. document history page sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution center s, manufacturer?s representative s, and distributors. to find t he office closest to you, visit us at cypress.com/sales. products psoc psoc.cypress.com clocks & buffers clocks.cypress.com wireless wireless.cypress.com memories memory.cypress.com image sensors image.cypress.com psoc solutions general psoc.cypress.com/solutions low power/low voltage psoc.cypress.com/low-power precision analog psoc.cypress.com/precision-analog lcd drive psoc.cypress.com/lcd-drive can 2.0b psoc.cypress.com/can usb psoc.cypress.com/usb document title: cy25100 field-and f actory-programmable spread spectrum clock generator for emi reduction document number: 38-07499 rev. ecn orig. of change submission date description of change ** 126578 ckn 06/27/03 new data sheet *a 128753 ijatmp 08/29/03 changes to reflect field programmability *b 130342 rgl 12/02/03 changes to a pplication circuit diagram and correction to the package description listed under the ordering information table for cy3690 and cy3691. *c 204121 rgl see ecn add industrial temperature range corrected the ordering information to match the devmaster *d 215392 rgl see ecn added lead free devices *e 2513909 aesa 06/10/08 updated template. added note ?not recommended for new designs.? added part number cy 25100ksxcf, cy25100ksxi f, CY25100KSXI-XXX, cy25100kzxc-xxx, cy25100kzxi-xxx, CY25100KSXI-XXXt, cy25100kzxc-xxxt, cy25100kzxi-xxxt, and cy25100kzxif in ordering information table. added pb-free header in the ordering information table. removed pb-free from package description in the ordering information table. changed cy3672-prg with cy3672-usb in the ordering information table. removed cy25100scf, cy25100sif, cy25100zcf, cy25100zif, and cy3672 in the ordering information table. changed lead free to pb-free. [+] feedback

▲Up To Search▲

Price & Availability of CY25100KSXI-XXX

	To Download CY25100KSXI-XXX Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .